





MS-1002 Ver:0C






DTR MS-1002 System Block Diagram







www.schematic-x.blogspot.com

MICRO-STAR INT'L CO., LTD.			
Title			
Cover Sheet & Block Diagram			
Size	Document Number		Rev
Custom	MS-1002 FROM MS-6785		0C
Date:	Wednesday, March 03, 2004	Sheet	1 of 44











DLLEN#	CPUCLK/DDR/AGPCLK/ZCLK PLL/DLL Circuit
Internal Pull-down:	Enable
TRAP0	648FX Debug Mode Selection
Internal Pull-down:	Disable
TRAP1	MuTIOL 1G I/O Type Selection I
Internal Pull-down:	Partial-swing mode
TESTMODE1	MuTIOL 1G I/O Type Selection II
Internal Pull-down:	Enable
TESTMODE2	MuTIOL 1G I/O Type Selection III
Internal Pull-down:	Enable



MICRO-STAR INT'L CO.,LTD.			
Title SIS648-Power & HyperZip			
Size	Document Number		Rev
Custom	MS-1002		0A
Date:	Wednesday, March 03, 2004	Sheet	7 of 44


```
PREQ#[0:4], IDEREQA, ICHRDYA,
IDEIRQA, IDEREQB, ICHRDYB, IDEIRQB
----- REGISTER NEED SETTING
```

13,15,32



Put near 963 Chip.



Internal Integrated Resister
LPC 6B[XX]=11
LPC 6B[XX]=11
56.1 PH VCCP
External 56.1 PH VCCP

Internal Integrated Resister
LPC 72[X]=1b
4.7K PH VCC3

2 INIT#<< INIT# T18C
2 AZOM#<< AZOM# P16C
2 SMI#<< SMI# R17C
2 INTR#<< INTR# R18C
2 NM#<< NM# Y20
2 IGNE#<< IGNE# U18C
2 FERR#<< FERR# T17C
2 STPCLK#<< STPCLK# W20C
2 CPUSLP#<< CPUSLP# V19C

VCC3 R745 10K
2 PROCHOT#<< 62 PH VCCP V18
2 THERMTRIP#<< 62 PH VCCP W19

LAD0 LAD1 LAD2 LAD3
28.31 LAD[0..3]<< LAD0 LAD1 LAD2 LAD3
28.31 LFRAME#<< LFRAME# W4C
31 LDRQ#<< LDRQ# U7C
28.31,32 SIRQ#<< SIRQ# V6

OSC32KHI OSC32KHO
16 BATOK#<< BATOK D3
7.27 PWR_OK#<< PWR_OK D1
RTCVD D1
RTCVD D1
RTCVD D1

4.11,15,29 SMBDAT#<< SMBDAT B2
4.11,15,29 SMBCLK#<< SMBCLK A1

29 AC_SDIN0#<< AC_SDIN0 A2
27 AC_SDIN1#<< AC_SDIN1 D5
AC_SDOUT#<< (TRAP) W2
27,29 AC_SYNC#<< AC_SYNC T5
27,29 AC_RST#<< AC_RST# Y1
29 AC_BITCLK#<< AC_BITCLK Y1

4 SB14MHZ#<< SENTEST G3
37 SPK#<< ENTTEST V3
38 PWRBTN#<< PWRBTN# A14C
13,15,31,32 PME#<< PME# B14C
38 PSON#<< PSON# D14C

7.38 AUXOK#<< AUXOK A3
X A15
C595 X_103P

13 RADIO_SW#<< RADIO_SW B1
32 1394_SUSP#<< 1394_SUSP# E5
4.7K PH VCC3SBY

26 BL_EN#<< BL_EN E13
5VSB
RN117
10K
R3078 0

5 CPUGD_EN#<< CPUGD_EN
GPIO11 R3079 X 0

CPU_S

APIC

LPC

RTC

963-2

GPIO

AC97

ACPI
/others

KBC
/geyserville


MII

GPIO

U58B
OSC25MHI A8 R711 4.7K
OSC25MHO A9
TXCLK A6
TXEN B6
TXD0 E8
TXD1 D7
TXD2 C6
TXD3 B4
RXCLK A7 Internal PD
RXDV C7
RXER C8
RXD0 D8
RXD1 A5
RXD2 B5
RXD3 A4
COL B7
CRS E9
MDC C5
MDIO E7
MIIA VDD B9
MIIA VSS B8
GPIO0 V2
GPIO1/LDRQ1# T8 PASSWD (4.7K PH VCC3) <<PASSWD 28
GPIO2/THERM# T4 TH_INT# (4.7K PH VCC3) <<TH_INT# 39
SCI#/SMI# CPU throttling
GPIO3/EXTSMI# T6 KBSMI# (4.7K PH VCC3) <<KBSMI# 28
GPIO4/CLKRUN# W1 CLKRUN# (4.7K PH VCC3) <<CLKRUN# 13,15,32
GPIO5/PREQ5# U5 PREQ5# (4.7K PH VCC3)
GPIO6/PNGT5# U4 BB_SCI# (10K PH VCC3) <<BB_SCI# 29
GPIO7 C4 KBC_SCI#/SWI# (4.7K PH VCC3SBY) <<KBC_SCI#/SWI# 28
GPIO8/RING C14 R276 X 0 <<CB_RI_OUT# 32
GPIO9/AC_SDIN2 E6 (PH 10K 5V_MP3SB) R281 0 <<SUBW_IN# 36
GPIO10/AC_SDIN3 B3 GPIO11
GPIO17/PMDAT F5 R277 4.7K 3VSB
GPIO11/OSC25M/STP_PCIF# D4 CPU_STP#D17 1N4148S (4.7K PH VCC3) <<CPU_STP# 4
GPIO12/CPUSTP#

SIS963-B1

PCIRST



RSMRST

AC'97 Pull-Down:

In order to stabilize 963 AC'97 controller, pull-down resistors on SDAT11 and SDAT10 can not be removed.

AC_SDIN0 R710 X_100K
AC_SDIN1 R278 X_100K

AC_RST# C293 X_100P
AC_BITCLK C625 X_10P

Place near to 963

NEED NOT to place close to SIS96X

SENTTEST R305 0

GPIO0, EXTSMI#, PREQ5#, PNGT5#, LAD[0:3], LDRQ#, SIRQ -----REGISTER NEED SETTING

CLKRUN# RN120 2
TH_INT# 3
KBSMI# 4
PASSWD 7

SIRQ RN121 2
SB_BVLT_TX 3
LDRQ# 4
PREQ5# 7

LAD1 RN80 2
LAD2 3
LAD0 5
LAD3 7

PME# RN52 2
CPU_STP#1 3
KBC_SCI#/SWI# 4
CB_RI_OUT# 7

MICRO-STAR INT'L CO., LTD.


Title			SIS963-2 MSIC.		
Size			Document Number		
Custom			MS-1002		
Date:			Wednesday, March 03, 2004		
			Sheet 9 of 44		
			Rev 0A		

USB1.1 HC0:USB0,2,4
USB1.1 HC1:USB1,3,5
USB2.0 USB0-5

4 USBCLK << USBCLK V4 USBCLK48M

14 DATA0+ << DATA0+ B18 UV0+
14 DATA0- << DATA0- C18 UV0-
14 DATA5+ << DATA5+ D18 UV1+
14 DATA5- << DATA5- D19 UV1-
14 DATA1+ << DATA1+ E14 UV2+
14 DATA1- << DATA1- E15 UV2-
14 DATA2+ << DATA2+ E18 UV3+
14 DATA2- << DATA2- F18 UV3-
14 DATA3+ << DATA3+ E16 UV4+
14 DATA3- << DATA3- E15 UV4-
21 DATA4+ << DATA4+ G18 UV5+
21 DATA4- << DATA4- G19 UV5-

14 OC#0 << OC#0 G20 OC0#
14 OC#1 << OC#1 G17 OC1#
14 OC#234 << OC#234 H16 OC2#
R309 X 4.7K (TRAP) H17 OC3#
3VSB R306 4.7K H16 OC4#
3VSB



SIS963-3




USB

IEEE1394
NC for SIS963L
version


HARDWARE TRAP

OC4# South bridge debug mode enable
External Pull-up: Disable
IPB_OUT0 MuTIOL 1G Clock PLL enable
Internal Pull-down: enable PLL
IPB_OUT1 MuTIOL 1G operation mode select
Internal Pull-down: Partial-swing mode
AC_SYNC PCI Clock PLL enable
Internal Pull-down: enable PLL

IEEE1394



SIS963-4
Power



CLOSE
SIS963
solder

MICRO-STAR INT'L CO., LTD.			
Title			
SIS963-3/4 USB & Power			
Size	Document Number	Rev	
Custom	MS-1002	0A	
Date:	Wednesday, March 03, 2004	Sheet	10 of 44

Addr =1010000b

0:Damping
47/(33):Term

10:Damping
47/(33):Term

TYPE 1

DDR-SODIMM-5MM

N13-2000010-A10
DDR_SODIMM_STD

Addr =1010001b

0:Damping
47/(33):Term

10:Damping
47/(33):Term

TYPE 2

DDR-SODIMM-9MM

N13-2000040-A10
ddr_sodimm_c1470800

NOTE:
VDDID IS A TRAP ON THE DIMM
MODULE TO INDICATE:

VDDID	REQUIRED POWER
OPEN	VDD=VDDQ
GND	VDD1=VDDQ

MEMORY MUX TABLE:


SDR	DDR
CS0	CS0
CS1	CS1
CS2	CS2
CS3	CS3
CS4	CS4
CS5	CS5
CSB0	DQS0
CSB1	DQS1
CSB2	DQS2
CSB3	DQS3
CSB4	DQS4
CSB5	DQS5
CSB6	DQS6
CSB7	DQS7

DIMM DECOUPLING




Title		
200 PIN NB DDR SO-DIMM SKT		
Size	Document Number	Rev
Custom	MS-1002	(Rev Code)
Date:	Wednesday, March 03, 2004	Sheet 11 of 44

DDR TERMINATOR


SSTL-2 Termination Resistors



SDR		DDR		
		Rs	Rs	Rtt
MD/DQM (/DQS)	LV-CMOS	0/10/-	STTL-2	10 ps
MA/Control	LV-CMOS	1.0	STTL-2	0 ps
CS	LV-CMOS	0	STTL-2	0 ps
CKE	DD 3.3V		DD 2.5V	





Broadcom 10/100 and Giga LAN



The diagram shows the wiring for the RJ45 and RJ11 ports of the N58-T0F0020-A10 device. The RJ45 port is a standard 8-pin port, and the RJ11 port is a 6-pin port. The wiring is as follows:

- RJ45 Port:**
 - Pin 1: TRD3-
 - Pin 2: TRD3+
 - Pin 3: TRD1-
 - Pin 4: TRD2-
 - Pin 5: TRD2+
 - Pin 6: TRD1+
 - Pin 7: TRD0-
 - Pin 8: TRD0+
- RJ11 Port:**
 - Pin 9: TIP_J
 - Pin 10: RING_J


The device is labeled N58-T0F0020-A10 and R145 R111 SMT.




	BCM4401
NOT INSTALL	R209,R210 C149,C151
Transformer	H1267(L05-0100050-P2

1	TRD3-		1	GN1
2	TRD3+		2	5V
3	TRD1-		3	TX
4	TRD2-		4	RX
5	TRD2+		5	CTS
6	TRD1+		6	GN1


USB PORT




USB Receptable interface




DIGITIZER USB PORT




Flash Rom



PCB OTHER COMPONENT






FIDUCIALS





MICRO-STAR INT'L CO., LTD.			
Title USB port & BIOS TV_TUNER			
Size	Document Number MS-1002		Rev 0A
Custom			
Date:	Thursday, March 04, 2004	Sheet	14 of 44

Parallel Port & COM1




MICRO-STAR INT'L CO.,LTD.			
Title RTC BAT/Parallel port/MANUAL PARTS			
Size	Document Number		Rev 0
Custom	MS-1002		
Date:	Thursday, March 04, 2004	Sheet	16 of 44









M9+X <> M10-P
VDDR1(R4) IS CLKBFB ON M9+X AND IS A NC




I/O POWER

M10-P


DIODE SUPPLIES POWER
TO VDDC RAIL
WHEN VDDC IS OFF AND +3.3V IS ON




CORE GND




M10-P
CENTER
ARRAY








M9+X <> M10-P
MASK OFF CENTER BALL ARRAY WITH M9+X




Title			MOBILITY M10-P_D/E
Size	Document Number	Rev	(RevCode)
Custom	MS-1002		
Date:	Wednesday, March 03, 2004	Sheet	19 of 44







Title			
MEMORY TERM B / BUTTON LED			
Size	Document Number		Rev
Custom	MS-1002		(RevCode)
Date:	Thursday, March 04, 2004	Sheet	21 of 44



This Page components are
uninstalled if SGRAM is 64MB




18.20.22 MAA[13..0] << MAA[13..0]
18.20.22 DQMA#7..0 << DQMA#7..0
18.20.22 QSA[7..0] << QSA[7..0]
18.20.22 MDA[63..0] << MDA[63..0]
18.22 RASA# << RASA#
18.22 CASA# << CASA#
18.22 WEA# << WEA#
18.22 CKAE << CKAE
20.22 CLKA0 << CLKA0
20.22 CLKA0# << CLKA0#
20.22 CLKA1 << CLKA1
20.22 CLKA1# << CLKA1#
18 CSA1# << CSA1#



U4[B]
EM6A9320BI-3..6M
X_GRAM-ETRON



U3[B]
EM6A9320BI-3..6M
X_GRAM-ETRON



MDA25 B7 DQ0
MDA28 C6 DQ1
MDA24 B6 DQ2
MDA27 B5 DQ3
MDA30 C2 DQ4
MDA31 D3 DQ5
MDA26 D2 DQ6
MDA29 E2 DQ7
MDA14 K13 DQ8
MDA13 K12 DQ9
MDA8 J13 DQ10
MDA15 J12 DQ11
MDA12 G13 DQ12
MDA11 G12 DQ13
MDA9 F13 DQ14
MDA10 F12 DQ15
MDA17 F3 DQ16
MDA18 F2 DQ17
MDA19 G3 DQ18
MDA20 G2 DQ19
MDA23 J3 DQ20
MDA22 J2 DQ21
MDA16 K2 DQ22
MDA19 K3 DQ23
MDA0 E13 DQ24
MDA1 D13 DQ25
MDA3 D12 DQ26
MDA2 C13 DQ27
MDA4 B10 DQ28
MDA7 B9 DQ29
MDA6 C9 DQ30
MDA5 B8 DQ31

MAA0 N5 A0
MAA1 N6 A1
MAA2 N7 A2
MAA3 N8 A3
MAA4 N9 A4
MAA5 N10 A5
MAA6 N11 A6
MAA7 N12 A7
MAA8 N13 A8/AP
MAA9 N14 A9
MAA10 N15 A10
MAA11 N16 A11
MAA12 N17 A12
MAA13 N18 A13

QSA3 B2 DQ30
QSA1 H13 DQ31
QSA2 H2 DQ32
QSA0 B13 DQ33

CLKA0 M11 CK
CLKA0# M12 CK#
CKAE N12 CKE
CSA1# N2 CS#
RASA# M2 CAS#
CASA# L2 WE#
WEA# M13 MCL
VREF N13 VREF

DDR_128M

VDD D7
VDD D8
VDD E4
VDD E11
VDD L4
VDD L7
VDD L8
VDD L11
VDDQ C3
VDDQ C5
VDDQ C7
VDDQ C8
VDDQ C10
VDDQ C12
VDDQ E3
VDDQ E12
VDDQ F4
VDDQ F11
VDDQ G4
VDDQ G11
VDDQ J4
VDDQ J11
VDDQ K4
VDDQ K11

VSSQ B4
VSSQ B11
VSSQ D4
VSSQ D5
VSSQ D6
VSSQ D9
VSSQ D10
VSSQ D11
VSSQ E6
VSSQ E9
VSSQ F5
VSSQ F10
VSSQ G5
VSSQ G10
VSSQ H5
VSSQ H10
VSSQ J5
VSSQ J10
VSSQ K5
VSSQ K10

VSS Thermal F6
VSS Thermal F7
VSS Thermal F8
VSS Thermal F9
VSS Thermal G6
VSS Thermal G7
VSS Thermal G8
VSS Thermal G9
VSS Thermal H6
VSS Thermal H7
VSS Thermal H8
VSS Thermal H9
VSS Thermal J6
VSS Thermal J7
VSS Thermal J8
VSS Thermal J9

VSS E5
VSS E7
VSS E8
VSS E10
VSS K6
VSS K7
VSS K8
VSS K9
VSS L5
VSS L10

NC C4
NC C11
NC H4
NC H11
NC L12
NC L13
NC M3
NC M4
NC N3

V2.5_MEM_S0

V2.5_MEM_S0



swap ok!

MDA56 B7 DQ0
MDA57 C6 DQ1
MDA59 B6 DQ2
MDA60 B5 DQ3
MDA58 C2 DQ4
MDA62 D3 DQ5
MDA61 D2 DQ6
MDA63 E2 DQ7
MDA41 K13 DQ8
MDA40 K12 DQ9
MDA42 J13 DQ10
MDA47 J12 DQ11
MDA43 G13 DQ12
MDA46 G12 DQ13
MDA45 F13 DQ14
MDA44 F12 DQ15
MDA51 F3 DQ16
MDA48 F2 DQ17
MDA50 G3 DQ18
MDA49 G2 DQ19
MDA52 J3 DQ20
MDA55 J2 DQ21
MDA54 K2 DQ22
MDA53 K3 DQ23
MDA32 E13 DQ24
MDA33 D13 DQ25
MDA34 D12 DQ26
MDA35 C13 DQ27
MDA36 B10 DQ28
MDA37 B9 DQ29
MDA38 C9 DQ30
MDA39 B8 DQ31

MAA0 N5 A0
MAA1 N6 A1
MAA2 N7 A2
MAA3 N8 A3
MAA4 N9 A4
MAA5 N10 A5
MAA6 N11 A6
MAA7 N12 A7
MAA8 N13 A8/AP
MAA9 N14 A9
MAA10 N15 A10
MAA11 N16 A11
MAA12 N17 A12
MAA13 N18 A13

QSA7 B2 DQ30
QSA5 H13 DQ31
QSA6 H2 DQ32
QSA4 B13 DQ33

CLKA1# M11 CK
CLKA1# M12 CK#
CKAE N12 CKE
CSA1# N2 CS#
RASA# M2 CAS#
CASA# L2 WE#
WEA# M13 MCL
VREF N13 VREF

NC C4
NC C11
NC H4
NC H11
NC L12
NC L13
NC M3
NC M4
NC N3

NC C4
NC C11
NC H4
NC H11
NC L12
NC L13
NC M3
NC M4
NC N3

DDR_128M

VDD D7
VDD D8
VDD E4
VDD E11
VDD L4
VDD L7
VDD L8
VDD L11
VDDQ C3
VDDQ C5
VDDQ C7
VDDQ C8
VDDQ C10
VDDQ C12
VDDQ E3
VDDQ E12
VDDQ F4
VDDQ F11
VDDQ G4
VDDQ G11
VDDQ J4
VDDQ J11
VDDQ K4
VDDQ K11

VSSQ B4
VSSQ B11
VSSQ D4
VSSQ D5
VSSQ D6
VSSQ D9
VSSQ D10
VSSQ D11
VSSQ E6
VSSQ E9
VSSQ F5
VSSQ F10
VSSQ G5
VSSQ G10
VSSQ H5
VSSQ H10
VSSQ J5
VSSQ J10
VSSQ K5
VSSQ K10


VSS Thermal F6
VSS Thermal F7
VSS Thermal F8
VSS Thermal F9
VSS Thermal G6
VSS Thermal G7
VSS Thermal G8
VSS Thermal G9
VSS Thermal H6
VSS Thermal H7
VSS Thermal H8
VSS Thermal H9
VSS Thermal J6
VSS Thermal J7
VSS Thermal J8
VSS Thermal J9

VSS E5
VSS E7
VSS E8
VSS E10
VSS K6
VSS K7
VSS K8
VSS K9
VSS L5
VSS L10






NC C4
NC C11
NC H4
NC H11
NC L12
NC L13
NC M3
NC M4
NC N3

DDR_128M






4Mx32 DDR FBGA MEMORY			
Title			
144 PIN DDR 4M/8M X 32 FBGA A1			
Size	Document Number	Rev	
Custom	MS-1002	(Rev Code)	
Date:	Wednesday, March 03, 2004	Sheet	23 of 44




18,20,25 MAB[13..0] << MAB[13..0]
18,20,25 DQMB#[7..0] << DQMB#[7..0]
18,20,25 QSB[7..0] << QSB[7..0]
18,20,25 MDB[63..0] << MDB[63..0]
18,25 RASB# << RASB#
18,25 CASB# << CASB#
18,25 WEB# << WEB#
18 CSB0# << CSB0#
18,25 CKBE << CKBE
20,25 CLKB0 << CLKB0#
20,25 CLKB0# << CLKB0#
20,25 CLKB1 << CLKB1#
20,25 CLKB1# << CLKB1#
18,25 CSB1# << CSB1#



DDR_128M
















DDR_128M




4MX32 DDR FBGA MEMORY			
Title			
144 PIN DDR 4M/8M X 32 FBGA B0			
Size	Document Number	Rev	
Custom	MS-1002	(Rev Code)	
Date:	Wednesday, March 03, 2004	Sheet	24 of 44




This Page components are
uninstalled if SGRAM is
64MB



4MX32 DDR FBGA MEMORY			
Title			
144 PIN DDR 4M/8M X 32 FBGA B1			
Size	Document Number		Rev
Custom	MS-1002		(RevCode)
Date:	Wednesday, March 03, 2004		Sheet 25 of 44








If LVDS_GEN_CNTL.LVDS_BL_MOD_EN = 0,
then BLON controls backlight on/off.





Single channel LVDS mode.

Dual channel LVDS mode.


TV PORT




VGA CONNECTOR



Title		
25 LCD/TV/CRT IF		
Size	Document Number	Rev
Custom	MS-1002	(RevCode)
Date:	Thursday, March 04, 2004	Sheet 26 of 44










Diagram illustrating the structure of the CN15[1] and CN15[2] components, showing a vertical column of four squares connected by a horizontal line, with a blue oval at the top. The structures are labeled E43-I200651-G17.








```

PIN32 : PDIAG
PIN37 : DASP
PIN47 : CABLE
SELECT

```





Title			
CDROM/HDD			
Size	Document Number	Rev	
Custom	MS-1002	(Rev Code)	
Date:	Thursday, March 04, 2004	Sheet	30 of 44




HARDWARE STRAP
 SOUTA(IPL): HI:24MHz LOW:48MHz
 RTSA#(IPL): HI:4E LOW:2E
 DTRA#(IPL): HI:NO DEFAULT VALUE WHEN POWER ON
 ROMCS#(IPL): Enable BIOS ROM function when power on
 KBCS#(IPL): Disable keyboard function

RTSA#	L: CFAD=2E	H: CFAD=4E
SOUTA	H: 24MHZ	L: 48MHZ





PIN4:GPIO10/PROGRAMMABLE POWER LED/P80CS#
 PIN5:GPIO11/WATCH DOG TIMER/RTCCS#

Title		
W83L517 SIO		
Size	Document Number	Rev
Custom	MS-1002	(RevCode)
Date:	Wednesday, March 03, 2004	Sheet 31 of 44





POWER CONSUMPTION
D0:133mA/3.3V (max)
D3:1200uA/3.3V

Hardware suspend timing





PCI PORTION



INTA#:Interrupt from flash memory interface
INTB#:Interrupt from card socket interface
INTC#:Interrupt from IEEE 1394 interface
IDSEL:AD28



RICOH
COMPANY, LTD.

Title		
P1 5C593/PCI		
Size	Document Number	Rev
Custom	MS-1002	(RevCode)
Date:	Wednesday, March 03, 2004	Sheet 32 of 44






Memory Card Detect Logic Table


MS CD#	SM CD#	SD CD#	-> Detected Card
0	0	0	X
0	0	1	X
0	1	0	X
0	1	1	-> MemoryStick Detected
1	0	0	X
1	0	1	-> SmartMedia Detected
1	1	0	-> SD/MMC Detected
1	1	1	-> Not Detected





Title			
P4 FLASH_CARD_SLOT/CRT			
Size	Document Number		Rev
	MS-1002		
Date:	Thursday, March 04, 2004	Sheet 34 of 44	







[illegible]

Title			
BATTERY CON/ACIN			
Size	Document Number	Rev	
Custom	MS-1002	(Rev Code)	
Date:	Wednesday, March 03, 2004	Sheet	39 of 44

[illegible]

1.5V POWER Circuit


VCC3<V2.5MEM_S0>1.2_VCORE_S0>AGP_1.5V_S0
V2.5MEN_S0>VCC1.8

[illegible]


$VCC1.9SB(1.9V) = 3.3 * 75 / (54.9 + 75)$

Title			
DDR/1.8V/1.5V			
Size	Document Number		Rev
Custom	MS-1002		(Rev Code)
Date:	Thursday, March 04, 2004	Sheet	40 of 44


System Power 5V & 3.3V



5V_AUX Power Circuit




3V_AUX Power Circuit



$$V_{out}(3.3V) = 1.25 * (1K + 1.62K / 1K) + 50\mu A * 1K$$

VCC1.8 & VCC1.2 Power Circuit



	Battery Mode	AC Mode
Control Signal	High	Low
Voltage	1.0V	1.2V

```

1.Vo=0.9*(R1+R2)/R2
VCC1_8(1.9V)=0.9*(1K+0.909K)/0.909K
2.Rcs=Imax*Rds(on)/75uA-100_ohm
Rcs(1.5K)=2*60m_ohm/75uA-100_ohm
3.Rocset=11.2V*(Rcs+100_ohm)/Ioc*Rds(on)
Rocset(99.5K)=11.2*(1.5K+0.1k)/1.5*2*60m_ohm


```

Title			
SYSTEM POWER			
Size	Document Number		Rev
Custom	MS-1002		(Rev Code)
Date:	Thursday, March 04, 2004	Sheet	41 of 44

Adapter 150 Watt

	ENCHG-4S2P	ENCHG-4S3P	PRE CHG	
FAST CHARGE	HI	LOW	LOW	3.06A/1.973V
FAST CHARGE	LOW	HI	LOW	4.49A/2.9V
PRE CHARGE	HI	LOW	HI	0.201A/0.129V
	LOW	HI	HI	0.205A/0.132V
NON CHARGE	LOW	LOW	X	

CFG	CELLS	
GND	2	VCELLS < 0.20V
LDO/2	3	0.40V < VCELLS < VLDO-0.5V
LDO	4	VLDO - 0.25V < VCELLS < VLDO



```
SET CHG_I_BATA=0,I=
4.44 A
```

120W

Isorce(max)=Vcls/(20xRS1)=5.78A
TDP=19Vx5.78A=110W

Title			
LI-TH CHARGER 1			
Size	Document Number	Rev	
Custom	MS-1002	(RevCode)	
Date	Wednesday, March 03, 2004	Sheet	43 of 44

Title			
LI-TH CHARGER 2			
Size	Document Number		Rev
Custom	MS-1002		(Rev Code)
Date:	Wednesday, March 03, 2004	Sheet	44 of 44